

Abdallah Fialah

1	2	3	4	5	6	7	8	9	10	11	12	13	14
b	b	c	c	c	b	e	a	a	c	c	c	e	BB

Question#1] Select the correct answer (42 points, 3 points each):

69 32 16 8 4 2 1

1. Convert the following BCD number to decimal ($1000\ 0000\ 0011$)_{BCD}

8 0 3

- a. 8003
- b. 803
- c. 1003
- d. 103
- e. None

10 11 12 13 14 15
9 A B C D E F

2. Converting (0111011.100)₂ to base 16 yields which of the following results?

- a. 3C.4
- b. 3B.8
- c. 73.4
- d. 3B.4
- e. None


3. The simplification of the Boolean function $(\overline{ABC}) + (\overline{ABC})'$

- a. A
- b. BC
- c. 1
- d. 0
- e. None

$$\begin{aligned} &(\overline{A'B'C})' \\ &(A+B+C) + (A+B+C)' \\ &A + B + C + A' + B + C' = 1 \end{aligned}$$


4. The output Y of the circuit computes

- a. $Y(A,B,C) = \sum(1,2,3,4,7)$
- b. $Y(A,B,C) = \sum(3,5,6,7)$
- c. $Y(A,B,C) = \sum(1,2,4,7)$
- d. $Y(A,B,C) = \prod(2,3,6)$
- e. None




5. For the shown circuit the function F is

A	B	F
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃



- a. $F = X \text{ AND } Y$
 b. $F = X \text{ OR } Y$
 c. $\textcircled{c} F = X \text{ XOR } Y$
 d. $F = X \text{ XNOR } Y$
 e. None

6. In the following circuit, X given by



- a. $X(A,B,C) = \sum(0,3,5,6)$
 b. $\textcircled{b} X(A,B,C) = \sum(1,2,4,7)$
 c. $X(A,B,C) = \prod(1,2,4,7)$
 d. $X(A,B,C) = \prod(0,6)$
 e. None

$$\begin{array}{l} \text{I}_0 \\ \text{I}_1 \\ \text{I}_2 \\ \text{I}_3 \end{array} \begin{array}{l} 0 \\ 1 \\ 1 \\ 0 \end{array} \quad \begin{array}{l} \text{S}_1 \\ \text{S}_0 \end{array} \begin{array}{l} 0 \\ 0 \end{array}$$

$$\begin{array}{l} 00 \rightarrow \text{I}_0 \\ 01 \\ 10 \\ 11 \\ 00 \\ 01 \\ 10 \\ 11 \end{array} \quad ? ? ? ? ? ? ? ?$$

7. Identify the function which generates the K-map shown


- a. $F(A,B,C) = \sum(1,3,4,7)$
 b. $F(A,B,C) = \prod(1,3,4,7)$
 c. $F(A,B,C) = \sum(1,3,5,6)$
 d. $F(A,B,C) = \prod(1,3,5,6)$
 e. $\textcircled{e} \text{ None}$

$$\Sigma(3,4,5,6) \quad \Pi(1,2,7)$$

	AB	00	01	11	10
C	0	0	0	1	0
	1	1	1	0	1

8. The circuit has the same functionality for input A, B

- a. $\textcircled{a} \text{ XNOR}$
 b. XOR
 c. NAND
 d. NOR
 e. None




XNOR

9. In the shown circuit, the implementation of

- a. $F_1 = \sum(0,1,2), \quad F_2 = \sum(5,6,7)$
 b. $F_1 = \sum(0,1,2), \quad F_2 = \sum(5,6,7) -$
 c. $F_1 = \prod(1,2,3), \quad F_2 = \prod(5,6,7)$
 d. $F_1 = \sum(1,2,3), \quad F_2 = \sum(5,6,7) -$


$$\begin{array}{l} \text{XNOR} \\ \hline \text{A} & \text{B} \\ 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array}$$

e. None



10. In the shown circuit, given "X" is a 2-bit binary number ($x_1 x_0$):

- a. $\text{Sum} = X$
- b. $\text{Sum} = 2X$
- c. $\text{Sum} = 2X + 1$
- d. $\text{Sum} = 2X + 2$
- e. None



11. Converting $(310)_4$ to decimal answer is:

- a. 130
- b. 132
- c. 52
- d. 140
- e. None

$$3 \times 4^2 + 1 \times 4^1 + 0 \times 4^0 \\ 48 + 4 + 0 = 52$$

12. The base of the numbers in the operation $(24 + 17 = 40)$ to be correct


is

- a. 9
- b. 10
- c. 11
- d. 12
- e. None

$$\begin{array}{r} 17 \\ 24 \\ \hline 40 \end{array}$$


13. Consider the $F(A, B, C, D) = \sum(0, 1, 2, 3, 7, 8, 9, 10, 12)$ with don't care terms $d(A, B, C, D) = \sum(11, 13, 15)$. List all of the essential prime implicants

- a. B', AD, AC', CD
- b. B', AC', CD
- c. AD, AC', CD
- d. B', AD, CD
- e. None




14. Implementation of full adder with two half adders and an _____ gate

- A. NOR
- B. OR
- C. XOR
- D. XNOR
- E. None



Question#2] 15 points

A. Use a suitable size decoder and an external logic gate to implement the even parity generator for a circuit with three inputs A, B, C (8 points)




- B. The following circuit is used to implement the Boolean function
 $F(A,B,C) = \Sigma(3, 6)$ Determine the inputs of the MUX (I_0, I_1, I_2, I_3). (7 points)

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$I_0 = 0$
 $I_1 = 1$
 $I_2 = 1$
 $I_3 = 0$

00
00
01 $\rightarrow I_1$
00
00
10 $\rightarrow I_2$
11 $\rightarrow I_3$



I_1
 I_2
 I_3
 S_1
 S_2
 I_0
 I_1
 I_2

0 0 0 .
0 0 1 .
0 1 0 .
0 1 1 .
1 0 0 .
1 0 1 .
1 1 0 .
1 1 1 .

FB

||

2

Question#3] 15 points

Simplify using QM Tabulation method the following function

$$F(A,B,C,D) = \sum m(0,1,2,3,5,7,8,10)$$

	A	B	C	D	
✓	0	0	0	0	0
✓	0	0	0	1	1
✓	0	0	1	0	2
✓	1	0	0	0	8
	✓	0	0	1	3
	✓	0	1	0	5
	✓	1	0	1	10
	✓	0	1	1	7

Table 1

$\checkmark(0,1)$	0	0	0	-
$\checkmark(0,2)$	0	0	-	0
$\checkmark(0,8)$	-	0	0	0
$\checkmark(1,3)$	0	0	-	1
$\checkmark(1,5)$	0	-	0	1
$\checkmark(2,3)$	0	0	1	-
$\checkmark(2,10)$	-	0	1	0
$\checkmark(8,10)$	1	0	-	0
$\checkmark(3,7)$	0	-	1	1
$\checkmark(5,7)$	0	1	-	1

Table 2

Essential
PI₁
PI₂
PI₃
Essential

$$F = PI_3 + PI_2$$

answer 77

13
15

(0,1,2,3)	0	0	-	-	PI ₁
(0,1,2,3)	0	0	-	-	PI ₂
(0,2,8,10)	-	0	-	0	PI ₁
(0,8,2,10)	-	0	-	0	PI ₂
(1,3,5,7)	0	-	-	1	PI ₃
(1,5,3,7)	0	-	-	1	PI ₃

Table 4

A	B	C	D	
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	0	1	3
5	0	1	0	5
7	0	1	1	7
8	-	1	0	8
10	-	1	0	10

0	1	2	3	5	7	8	10
x	x	x	x				
x		x		x		x	(x)
x	x	x	x	x			

Question#4] 20 points

- A. Derive the truth table only of a combinational logic circuit which receives a 4-bit unsigned number X ($X_3 X_2 X_1 X_0$) as input and produces an output Z which equals the result of integer division of X by 3 (e.g., if $X=7$, $Z=2$). 10 points

X_0	X_1	X_2	X_3	Z_0	Z_1	Z_2	Z_3
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0
3	0	0	1	0	0	0	1
4	0	1	0	0	0	0	1
5	0	1	0	0	0	0	1
6	0	1	1	0	0	1	0
7	0	1	1	0	0	1	0
8	1	0	0	0	0	1	0
9	1	0	0	0	0	1	1
10	1	0	1	0	0	1	1
11	1	0	1	0	0	1	1
12	1	1	0	0	1	0	0
13	1	1	0	0	1	0	0
14	1	1	1	0	1	0	0
15	1	1	1	0	1	0	1

(10)

- B. Implement the following function using NOR-NOR two level implementations
 $F(A,B,C,D) = \sum (0,3,5,7,8,10,13,15)$ 10 points


A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

$$F = \overline{B} \overline{C} \overline{D} + A \overline{B} \overline{D} + A' \overline{C} \overline{D} + B \overline{D}$$

Min

Max

$$(B' + D) \cdot (A' + B + D) \cdot (B + C + D) \cdot (A + C + D)$$



```

    } module Wholesystem(I0, I1, I2, I3, I4, I5, I6, I7, S1, S0, S2, F);
    input {I0..I7} I;
    input {S0..S2} S;
    input wire w1, w2;
    output F;
  
```

~~Mux1~~ ~~G₁(I₀, I₁, I₂, I₃, w₁, S₁, S₀)~~ wire

~~Mux2~~ ~~G₂(I₄, I₅, I₆, I₇, w₂, S₁, S₀)~~;


~~Mux3~~ ~~G₃(w₁, w₂, S₂, F)~~;

Mux1x1 G₁(I₀, I₁, I₂, I₃, w₁, S₁, S₀);


Mux1x1 G₂(I₄, I₅, I₆, I₇, w₂, S₁, S₀);

Mux2x1 G₃(w₁, w₂, S₂, F);

endmodule




F = G₁(I₀, I₁, I₂, I₃, w₁, S₁, S₀) + G₂(I₄, I₅, I₆, I₇, w₂, S₁, S₀)



F = G₁(I₀, I₁, I₂, I₃, w₁, S₁, S₀) + G₂(I₄, I₅, I₆, I₇, w₂, S₁, S₀)

Question#5] 8 points

For the system shown in the following figure



1. (2 points) Write a Verilog HDL code to describe the module mux4x1
2. (2 points) Write a Verilog HDL code to describe the module mux2x1
3. (4 points) Write a Verilog HDL code to describe the whole system structurally from its subsystems

```

)
) module Mux4x1(I0,I1,I2,I3,w1,S1,S0);
input I0,I1,I2,I3,S0,S1;
output w1;
wire w1;
assign w1 = (S1 == 0) || (!S1 & !S0) || (S1 & !S0) || (S1 & S0);
endmodule

```

```

)
) module Mux2x1(w1,w2,S2,F);
input w1,w2,S2;
output F;
assign F = if(S2 == 0) w1;
else w2;
endmodule

```

Top level